



BNL-Nevis integration test

José I. Crespo-Anadón
for the BNL and Nevis Electronics Teams




9/26/2016 SBND Electronics/DAQ Meeting



Goal

- Test optical link between BNL's Warm Interface Board (WIB) and Nevis's Front End Module (FEM).

Setup




Success!



Example

Calibration pulse generated in BNL's ASIC chip 1 (16 channels) read out by Nevis' FEM asynchronously



Lessons learned


- Successful optical link between BNL's WIB and Nevis' FEM ► Hardware works.
- Need to define a protocol between BNL's WIB and Nevis' FEM for error handling ► Further work needed in FPGAs firmware.

Next test


- In November.
- Synchronous readout (BNL receiving calibration pulse from Nevis Trigger Board).
- Using Magic Blue Box? (not critical)
- Longer test ► Control error rate.

Backup

Calibration pulse generated in BNL's ASIC chip 1 (16 channels) read out by Nevis' FEM asynchronously



Calibration pulse generated in BNL's ASIC chip 1 (16 channels) read out by Nevis' FEM asynchronously



Calibration pulse generated in BNL's ASIC chip 1 (16 channels) read out by Nevis' FEM asynchronously

